```
Loading tools...
Running 'nextpnr-ice40 --hx1k --package tq144 --json alu.json --asc alu.asc --pcf-allow-unconstrained'...
Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       72 LCs used as LUT4 only
Info:        0 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        0 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x786f27fe

Info: Device utilisation:
Info:            ICESTORM_LC:      76/   1280     5%
Info:           ICESTORM_RAM:       0/     16     0%
Info:                  SB_IO:      29/     96    30%
Info:                  SB_GB:       0/      8     0%
Info:           ICESTORM_PLL:       0/      1     0%
Info:            SB_WARMBOOT:       0/      1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 59 cells, random placement wirelen = 1305.
```

```
Info: Creating initial analytic placement for 59 cells, random placement wirelen = 1305.
Info:     at initial placer iter 0, wirelen = 429
Info:     at initial placer iter 1, wirelen = 365
Info:     at initial placer iter 2, wirelen = 357
Info:     at initial placer iter 3, wirelen = 352
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 355, spread = 502, legal = 523; time = 0.01s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 381, spread = 480, legal = 497; time = 0.01s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 372, spread = 480, legal = 500; time = 0.01s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 378, spread = 476, legal = 495; time = 0.01s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 382, spread = 469, legal = 501; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 394, spread = 506, legal = 524; time = 0.01s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 404, spread = 466, legal = 482; time = 0.01s
Info: HeAP Placer Time: 0.11s
Info:   of which solving equations: 0.07s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 482
Info:   at iteration #5: temp = 0.000000, timing cost = 0, wirelen = 265
Info:   at iteration #10: temp = 0.000000, timing cost = 0, wirelen = 248
Info:   at iteration #15: temp = 0.000000, timing cost = 0, wirelen = 241
Info:   at iteration #19: temp = 0.000000, timing cost = 0, wirelen = 239
Info: SA placement time 0.13s

Info: No Fmax available; no interior timing paths found in design.
Info: Checksum: 0xe2dc06c3

Info: Routing..
Info: Setting up routing queue.
Info: Routing 242 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
```

```
Problems  Output  Terminal

Info:      logic  0.31  3.68 Source Result_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_LC.O
Info:    routing  0.96  4.64 Net Result_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O[3] (2,2) -> (2,1)
Info:                         Sink Result_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:                         Defined in:
Info:                              /share/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  4.96 Source Result_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:    routing  0.59  5.54 Net Result_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I3_O[1] (2,1) -> (2,1)
Info:                         Sink Result_SB_LUT4_O_LC.I1
Info:                         Defined in:
Info:                              /share/ice40/cells_map.v:6.21-6.22
Info:      logic  0.40  5.94 Source Result_SB_LUT4_O_LC.O
Info:    routing  0.90  6.85 Net Result[1]$SB_IO_OUT (2,1) -> (4,1)
Info:                         Sink Zero_SB_LUT4_O_I3_SB_LUT4_O_2_LC.I2
Info:                         Defined in:
Info:                              alu.v:5.22-5.28
Info:      logic  0.38  7.22 Source Zero_SB_LUT4_O_I3_SB_LUT4_O_2_LC.O
Info:    routing  0.59  7.81 Net Zero_SB_LUT4_O_I3[1] (4,1) -> (4,1)
Info:                         Sink Zero_SB_LUT4_O_LC.I1
Info:                         Defined in:
Info:                              /share/ice40/cells_map.v:6.21-6.22
Info:      logic  0.40  8.21 Source Zero_SB_LUT4_O_LC.O
Info:    routing  0.59  8.80 Net Zero$SB_IO_OUT (4,1) -> (4,0)
Info:                         Sink Zero$sb_io.D_OUT_0
Info:                         Defined in:
Info:                              alu.v:7.12-7.16
Info: 2.35 ns logic, 6.45 ns routing

Info: No Fmax available; no interior timing paths found in design.
1 warning, 0 errors

Info: Program finished normally.
Command exited with status 0.
Press Enter to close the terminal.
```